Strained-Si single-gate versus unstrained-Si double-gate MOSFETs

نویسندگان

  • F M Bufler
  • W Fichtner
چکیده

Self-consistent full-band Monte Carlo simulations are employed to compare the performance of nanoscale strained-Si single-gate (SG) and unstrained-Si double-gate (DG) MOSFETs for a gate length of 25 nm. Almost the same on-current as in the DG-MOSFET can be achieved by strain in a SG-MOSFET for the same gate overdrive. This is due to the compensation of the higher electron sheet density in the two inversion channels of the DG-MOSFET by the higher strain-enhanced velocity in the channel of the SG-MOSFET. The on-current of the strained-Si SG-MOSFET is almost 10% larger for a channel orientation along the crystallographic 〈100〉 direction than for the 〈110〉 direction. This confirms that the on-current is determined by quasi-ballistic transport, because the maximum enhancement of the in-plane velocity in bulk (001)-strained Si in the 〈100〉 direction is 5% at medium electric fields (the low-field mobilities and saturation velocities are the same and the difference in the thermal injection velocities is negligibly small), whereas the transient bulk velocity overshoot peak is 30% larger in the 〈100〉 direction.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Scalability of FinFETs and Unstrained–Si/Strained–Si FDSOI–MOSFETs

Full–band Monte Carlo simulations are performed for n–type FinFETs as well as for unstrained–Si and strained–Si fully–depleted (FD) SOI–MOSFETs. Gate lengths of 50 nm down to 10 nm are considered, and a fixed off–current of 100 nA/μm is in each case ensured by adjusting the silicon film thickness. The FinFET shows the best scaling trend, but the strained–Si FDSOI–MOSFET always involves the larg...

متن کامل

Gate-All-Around Silicon Nanowire MOSFETs: Top-down Fabrication and Transport Enhancement Techniques

Scaling MOSFETs beyond 15 nm gate lengths is extremely challenging using a planar device architecture due to the stringent criteria required for the transistor switching. The top-down fabricated, gate-all-around architecture with a Si nanowire channel is a promising candidate for future technology generations. The gate-all-around geometry enhances the electrostatic control and hence gate length...

متن کامل

Device performance in conventional and strained Si n-MOSFETs with high-κ gate stacks

Based on comprehensive calibration to experimental device characteristics, Monte Carlo simulations have been performed to assess the device performance of sub100nm Si and strained Si MOSFETs with high-κ dielectrics, with and without consideration of soft optical phonon scattering induced by the introduction of high-κ dielectrics. The impact of interface roughness scattering on the performance e...

متن کامل

High Mobility Strained Si/SiGe Heterostructure MOSFETs

Strained Siand SiGe-based heterostructure MOSFETs grown on relaxed SiGe virtual substrates exhibit dramatic electron and hole mobility enhancements over bulk Si, making them promising candidates for next generation CMOS devices. The most heavily investigated heterostructures consist of a single strained Si layer grown upon a relaxed SiGe substrate. While this configuration offers significant pe...

متن کامل

Investigation of the electron transport and electrostatics of nanoscale strained Si/Si/Ge heterostructure MOSFETs

This thesis presents work aimed at investigating the possible benefit of strained-Si/SiGe heterostructure MOSFETs designed for nanoscale (sub-50-nm) gate lengths with the aid of device fabrication and electrical measurements combined with computer simulation. MOSFET devices fabricated on bulk-Si material are scaled in order to achieve gains in performance and integration. However, as device dim...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004